

NEW PRODUCT

M5M4256P-12, -15, -20

MITSUBISHI LSIs

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 262 144-word by 1-bit dynamic RAMs, fabricated with the high performance N-channel silicon gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities. In addition to the $\overline{\text{RAS}}$ only refresh mode, the Hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5M4256P-12	120	230	260
M5M4256P-15	150	260	230
M5M4256P-20	200	330	190

- Standard 16-pin package
- Single $5\text{V} \pm 10\%$ supply
- Low standby power dissipation: 25mW (max)
- Low operating power dissipation:
 - M5M4256P-12 360mW (max)
 - M5M4256P-15 330mW (max)
 - M5M4256P-20 275mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary.

PIN CONFIGURATION (TOP VIEW)




Outline 16P4

- Early-write operation gives common I/O capability
- Read-modify-write, $\overline{\text{RAS}}$ -only-refresh, Page-mode capabilities
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 256 refresh cycles every 4ms. Pin 1 is not needed for refresh.
- $\overline{\text{CAS}}$ controlled output allows hidden refresh

APPLICATION

- Main memory unit for computers
- Microcomputer memory

BLOCK DIAGRAM



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION

The M5M4256P provides, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remarks
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{W}}$	D	Row address	Column address	Q		
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	*
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, APD : applied, OPN : open.

* : Page mode identical except refresh is No.

SUMMARY OF OPERATIONS

Addressing

To select one of the 262 144 memory cells in the M5M4256P the 18-bit address signal must be multiplexed into 9 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 9 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 9 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\text{RAS-CAS})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\text{RAS-CAS}) \text{ max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\text{RAS-CAS})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of $\overline{\text{W}}$ input and $\overline{\text{CAS}}$ input. Thus when the $\overline{\text{W}}$ input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the

reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the $\overline{\text{W}}$ input makes its negative transition after $\overline{\text{CAS}}$, the $\overline{\text{W}}$ negative transition is set as the reference point for setup and hold times.

Data Output Control

The output of the M5M4256P is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$.

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5M4256P, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$ pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2 Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM**3. Two Methods of Chip Selection**

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that CAS and/or RAS can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding CAS , the page boundary can be extended beyond the 512 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

Each of the 256 rows ($A_0 \sim A_7$) of the M5M4256P must be refreshed every 4 ms to maintain data. The methods of refreshing for the M5M4256P are as follows.

1. Normal Refresh

Read cycle and Write cycle (early write, delayed write or read-modify-write) refresh the selected row as defined by the low order (RAS) addresses. Any write cycle, of course, may change the state of the selected cell. Using a read, write, or read-modify-write cycle for refresh is not recommended for systems which utilize "wired-OR" outputs since output bus contention will occur.

2. $\overline{\text{RAS}}$ Only Refresh

In this refresh method, the $\overline{\text{CAS}}$ clock should be at a V_{IH} level and the system must perform $\overline{\text{RAS}}$ Only cycle on all 256 row address every 4 ms. The sequential row addresses from an external counter are latched with the RAS clock and associated internal row locations are refreshed. A $\overline{\text{RAS}}$ Only Refresh cycle maintains the output in the high impedance state with a typical power reduction of 20% over a read or write cycle.

3. CAS before $\overline{\text{RAS}}$ Refresh

If CAS falls $t_{\text{SUR}}(\text{CAS}-\text{RAS})$ earlier than $\overline{\text{RAS}}$ and if CAS is kept low by $t_{\text{HR}}(\text{RAS}-\text{CAS})$ after $\overline{\text{RAS}}$ falls, CAS before $\overline{\text{RAS}}$ Refresh is initiated. The external address is ignored and the refresh address generated by the internal 8-bit counter is put into the address buffer to refresh the corresponding row. The output will stay in the high impedance state.

If CAS is kept low after the above operation, $\overline{\text{RAS}}$ cycle initiates $\overline{\text{RAS}}$ Only Refresh with internally generated refresh address (Automatic refresh). The output will again stay in the high impedance state.

Bringing $\overline{\text{RAS}}$ high and then low while $\overline{\text{CAS}}$ remains high initiates the normal $\overline{\text{RAS}}$ Only Refresh using the external address.

If CAS is kept low after the normal read/write cycle, $\overline{\text{RAS}}$ cycle initiates the $\overline{\text{RAS}}$ Only Refresh using the internal refresh address and especially after the normal read cycle, it becomes Hidden Refresh with internal address. The output is available unit CAS is brought high.

4. Hidden Refresh

A feature of the M5M4256P is that refresh cycles may be performed while maintaining valid data at the output pin by extending the CAS active time from a previous memory read cycle. This feature is referred to as hidden refresh.

Hidden refresh is performed by holding CAS at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period, executing a RAS -only cycling, but with CAS held low.

The advantage of this refresh mode is that data can be held valid at the output data port indefinitely by leaving the $\overline{\text{CAS}}$ asserted. In many applications this eliminates the need for off-chip latches.

Power Dissipation

Most of the circuitry in the M5M4256P is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5M4256P as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the CAS condition, minimizing system power dissipation.

Power Supplies

The M5M4256P operates on a single 5V power supply.

A wait of some 500 μ s and eight or more dummy cycles is necessary after power is applied to the device before memory operation is achieved.

M5M4256P-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	$-1 \sim 7$	V
V_I	Input voltage		$-1 \sim 7$	V
V_O	Output voltage		$-1 \sim 7$	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating free-air temperature range		$0 \sim 70$	$^\circ\text{C}$
T_{stg}	Storage temperature range		$-65 \sim 150$	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input voltage, all inputs	2.4		6.5	V
V_{IL}	Low-level input voltage, all inputs	-2		0.8	V

Note 1: All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 2)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
V _{OH}	High-level output voltage		I _{OH} = −5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage		I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current		Q floating 0V ≤ V _{OUT} ≤ 5.5V	−10		10	μA
I _I	Input current		0V ≤ V _{IN} ≤ V _{CC} , Other input pins = 0V	−10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4)	M5M4256P-12	RAS, CAS cycling t _{CR} = t _{CW} = min, output open			65	mA
		M5M4256P-15				60	mA
		M5M4256P-20				50	mA
I _{CC2}	Supply current from V _{CC} , standby		RAS = CAS = V _{IH} output open			4.5	mA
I _{CC3} (AV)	Average supply current from V _{CC} , refreshing (Note 3)	M5M4256P-12	RAS cycling CAS = V _{IH} t _C (RAS) = min, output open			55	mA
		M5M4256P-15				50	mA
		M5M4256P-20				40	mA
I _{CC4} (AV)	Average supply current from V _{CC} , page mode (Note 3, 4)	M5M4256P-12	RAS = V _{IL} , CAS cycling t _{CPG} = min, output open			50	mA
		M5M4256P-15				45	mA
		M5M4256P-20				40	mA
I _{CC6} (AV)	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3)	M5M4256P-12	CAS before RAS refresh cycling t _C (RAS) = min, output open			60	mA
		M5M4256P-15				55	mA
		M5M4256P-20				45	mA
C _I (A)	Input capacitance, address inputs		V _I = V _{SS} f = 1MHz V _i = 25 mVrms			5	pF
C _I (D)	Input capacitance, data input					5	pF
C _I (W)	Input capacitance, write control input					7	pF
C _I (RAS)	Input capacitance, RAS input					10	pF
C _I (CAS)	Input capacitance, CAS input					10	pF
C _O	Output capacitance		V _O = V _{SS} , f = 1MHz, V _i = 25mVrms			7	pF

Note 2: Current flowing into an IC is positive; out is negative.

3: $I_{CC1(AV)}$, $I_{CC3(AV)}$, $I_{CC4(AV)}$ and $I_{CC6(AV)}$ are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: $I_{CC1(AV)}$ and $I_{CC4(AV)}$ are dependent on output loading. Specified values are obtained with the output open.

M5M4256P-12, -15, -20**262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM****TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycle)**

(Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted, See notes 5, 6 and 7)

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t _{CRF}	Refresh cycle time	t _{REF}		4		4		4	ms
t _{W(RASH)}	RAS high pulse width	t _{RP}	100		100		120		ns
t _{W(RASL)}	RAS low pulse width	t _{RAS}	120	10000	150	10000	200	10000	ns
t _{W(CASL)}	CAS low pulse width	t _{CAS}	60		75		100		ns
t _{W(CASH)}	CAS high pulse width (Note 8)	t _{CPN}	30		35		40		ns
t _{h(RAS-CAS)}	CAS hold time after RAS	t _{CSH}	120		150		200		ns
t _{h(CAS-RAS)}	RAS hold time after CAS	t _{RSH}	60		75		100		ns
t _{d(CAS-RAS)}	Delay time, CAS to RAS (Note 9)	t _{CRP}	30		30		40		ns
t _{d(RAS-CAS)}	Delay time, RAS to CAS (Note 10)	t _{RCD}	20	60	25	75	30	100	ns
t _{SU(RA-RAS)}	Row address setup time before RAS	t _{ASR}	0		0		0		ns
t _{SU(CA-CAS)}	Column address setup time before CAS	t _{ASC}	—5		—5		—5		ns
t _{h(RAS-RA)}	Row address hold time after RAS	t _{RAH}	15		20		25		ns
t _{h(CAS-CA)}	Column address hold time after CAS	t _{CAH}	20		25		35		ns
t _{h(RAS-CA)}	Column address hold time after RAS	t _{AR}	80		100		135		ns
t _{THL} t _{TLH}	Transition time	t _T	3	50	3	50	3	50	ns

Note 5: An initial pause of 500μs is required after power-up followed by any eight RAS or RAS/CAS cycles before proper device operation is achieved.

6: The switching characteristics are defined as t_{THL} = t_{TLH} = 5ns.7: Reference levels of input signals are V_{IH} min. and V_{IL} max. Reference levels for transition time are also between V_{IH} and V_{IL}.

8: Except for page-mode.

9: t_{d(CAS-RAS)} requirement is applicable for all RAS/CAS cycles.10: Operation within the t_{d(RAS-CAS)} max limit insures that t_{a(RAS)} max can be met. t_{d(RAS-CAS)} max is specified reference point only; if t_{d(RAS-CAS)} is greater than the specified t_{d(RAS-CAS)} max limit, then access time is controlled exclusively by t_{a(CAS)}.t_{d(RAS-CAS)} min = t_{h(RAS-RA)} min + 2t_{THL}(t_{TLH}) + t_{SU(CA-CAS)} min.**SWITCHING CHARACTERISTICS (Ta = 0 ~ 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted)****Read Cycle**

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t _{CR}	Read cycle time	t _{RC}	230		260		330		ns
t _{SU (R-CAS)}	Read setup time before $\overline{\text{CAS}}$	t _{RCS}	0		0		0		ns
t _{h (CAS-R)}	Read hold time after $\overline{\text{CAS}}$ (Note 11)	t _{RCH}	0		0		0		ns
t _{h (RAS-R)}	Read hold time after $\overline{\text{RAS}}$ (Note 11)	t _{RRH}	20		20		25		ns
t _{dis (CAS)}	Output disable time (Note 12)	t _{OFF}	0	35	0	40	0	50	ns
t _{a (CAS)}	$\overline{\text{CAS}}$ access time (Note 13)	t _{CAC}		60		75		100	ns
t _{a (RAS)}	$\overline{\text{RAS}}$ access time (Note 14)	t _{RAC}		120		150		200	ns

Note 11: Either t_{h(RAS-R)} or t_{h(CAS-R)} must be satisfied for a read cycle.12: t_{dis(CAS)} max defines the time at which the output achieves the open circuit condition and is not reference to V_{OH} or V_{OL}.13: This is the value when t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max. Test conditions: Load = 2TTL, C_L = 100pF14: This is the value when t_{d(RAS-CAS)} < t_{d(RAS-CAS)} max. When t_{d(RAS-CAS)} ≥ t_{d(RAS-CAS)} max, t_{a(RAS)} will increase by the amount that t_{d(RAS-CAS)} exceeds the value shown. Test conditions: Load = 2TTL, C_L = 100pF**Write Cycle**

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t _{cw}	Write cycle time	t _{RC}	230		260		330		ns
t _{SU (W-CAS)}	Write setup time before $\overline{\text{CAS}}$ (Note 17)	t _{WCS}	— 10		— 10		— 10		ns
t _{h (CAS-W)}	Write hold time after CAS	t _{WCH}	40		45		55		ns
t _{h (RAS-W)}	Write hold time after RAS	t _{WCR}	100		120		155		ns
t _{h (W-RAS)}	RAS hold time after write	t _{RWL}	40		45		55		ns
t _{h (W-CAS)}	CAS hold time after write	t _{CWL}	40		45		55		ns
t _{w (w)}	Write pulse width	t _{WP}	40		45		55		ns
t _{SU (D-CAS)}	Data-in setup time before $\overline{\text{CAS}}$	t _{DS}	0		0		0		ns
t _{h (CAS-D)}	Data-in hold time after $\overline{\text{CAS}}$	t _{DH}	30		35		40		ns
t _{h (RAS-D)}	Data-in hold time after RAS	t _{DHR}	90		110		140		ns

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read, Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t _{CRW}	Read-write cycle time (Note 15)	t _{RWC}	260		295		370		ns
t _{CRMW}	Read-modify-write cycle time (Note 16)	t _{RMWC}	275		310		390		ns
t _{h(W-RAS)}	RAS hold time after write	t _{RWL}	40		45		55		ns
t _{h(W-CAS)}	CAS hold time after write	t _{CWL}	40		45		55		ns
t _{W(W)}	Write pulse width	t _{WP}	40		45		55		ns
t _{SU(R-CAS)}	Read setup time before CAS	t _{RCS}	0		0		0		ns
t _{d(RAS-W)}	Delay time, RAS to write (Note 17)	t _{RWD}	110		135		180		ns
t _{d(CAS-W)}	Delay time, CAS to write (Note 17)	t _{CWD}	50		60		80		ns
t _{SU(D-W)}	Data-in set-up time before write	t _{DS}	0		0		0		ns
t _{h(W-D)}	Data-in hold time after write	t _{DH}	40		45		55		ns
t _{DIS(CAS)}	Output disable time	t _{OFF}	0	35	0	40	0	50	ns
t _{a(CAS)}	CAS access time (Note 13)	t _{CAC}		60		75		100	ns
t _{a(RAS)}	RAS access time (Note 14)	t _{RAC}		120		150		200	ns

Note 15. t_{CRWmin} is defined as $t_{CRWmin} = t_d(RAS-CAS)_{max} + t_d(CAS-W)_{min} + t_{h(W-RAS)} + t_{W(RAS)} + 3t_{TLH}(t_{THL})$

16. $t_{CRMWmin}$ is defined as $t_{CRMWmin} = t_a(RAS)_{max} + t_{h(W-RAS)} + t_{W(RAS)} + 3t_{TLH}(t_{THL})$

17. $t_{su(W-CAS)}$, $t_d(RAS-W)$, and $t_d(CAS-W)$ do not define the limits of operation, but are included as electrical characteristics only.

When $t_{su(W-CAS)} \geq t_{su(W-CAS)min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_d(RAS-W) \geq t_d(RAS-W)_{min}$, and $t_d(CAS-W) \geq t_{su(W-CAS)min}$ a read-write cycle is performed, and the data of the selected address will be read out on the data output.

For all conditions other than those described above, the condition of data output (at access time and until $\overline{CAS}$ goes back to V_{IH}) is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t _{CPG}	Page-mode cycle time	t _{PC}	125		145		190		ns
t _w (CASH)	CAS high pulse width	t _{CP}	55		60		80		ns
t _{CPGRW}	Page-mode RW cycle time	t _{PCRW}	160		180		230		ns
t _{CPGRMW}	Page-mode RMW cycle time	t _{PCRMW}	170		195		250		ns

$\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle (Note 18)


Symbol	Parameter	Alternative Symbol	Limits						Unit
			M5M4256P-12		M5M4256P-15		M5M4256P-20		
			Min	Max	Min	Max	Min	Max	
t _{suR} (CAS-RAS)	CAS setup time for auto refresh	t _{CSR}	30		30		40		ns
t _{hR} (RAS-CAS)	CAS hold time for auto refresh	t _{CHR}	50		50		50		ns
t _{dR} (RAS-CAS)	Precharge to CAS active time	t _{RPC}	0		0		0		ns

Note 18. Eight or more $\overline{CAS}$ before $\overline{RAS}$ cycles is necessary for proper operation of $\overline{CAS}$ before $\overline{RAS}$ refresh mode.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS (Note 19)

Read Cycle




Write Cycle (Early Write) (Note 21)




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



RAS-Only Refresh Cycle (Note 20)




Note 19. Indicates the don't care input
 The center-line indicates the high-impedance state

Note 20. $\overline{CAS} = V_{IH}$, $\overline{W}$, D = don't care.
A8 may be V_{IH} or V_{IL} .


[illegible][illegible]

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

Hidden Refresh Cycle









CAS before RAS Refresh Cycle (Note 21)



Note 21: $\overline{W}$, D = don't care.


262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

TYPICAL CHARACTERISTICS




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


**STANDBY CURRENT
VS. SUPPLY VOLTAGE**




**STANDBY CURRENT
VS. AMBIENT TEMPERATURE**




**REFRESH CURRENT
VS. SUPPLY VOLTAGE**




**REFRESH CURRENT
VS. AMBIENT TEMPERATURE**



**REFRESH CURRENT
VS. CYCLE RATE**




**PAGE MODE CURRENT
VS. SUPPLY VOLTAGE**




262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM


**PAGE MODE CURRENT
VS. AMBIENT TEMPERATURE**




**PAGE MODE CURRENT
VS. CYCLE RATE**




**ADDRESS AND DATA INPUT
VOLTAGE VS. SUPPLY VOLTAGE**




**ADDRESS AND DATA INPUT
VOLTAGE VS. AMBIENT TEMPERATURE**







**ADDRESS AND DATA INPUT
VOLTAGE VS. AMBIENT TEMPERATURE**



**ADDRESS AND DATA INPUT
VOLTAGE VS. AMBIENT TEMPERATURE**



262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM



M5M4256P-12, -15, -20

262 144-BIT (262 144-WORD BY 1-BIT) DYNAMIC RAM

